RESEARCH ARTICLE

OPEN ACCESS

FPGA Based IP Core Initialization for Ps2-Vga Peripherals Using Microblaze Processor

V. Swetha*, D. Suresh Kumar**, P. Murali Krishnudu

*Assistant professor, ECE Department, SSCE, Srikakulam, India.

** Associate Professor ,ECE Department,SSCE,Srikakulam,India.

Abstract

The MICROBLAZE processor is a soft core microprocessor that is used in FPGA with Xilinx EDK (embedded development kit) tool. Embedded Development Kit (EDK) is a suite of tools and Intellectual Property (IP) that enables you to design a complete embedded processor system for implementation in a Xilinx Field Programmable Gate Array (FPGA) device. Xilinx Platform Studio (XPS) is the development environment used for designing the hardware portion of your embedded processor system based on MICROBLAZE.

In this paper the ps2-vga peripherals IP cores are initialized and provided an embedded environment under MICROBLAZE processor using Xilinx Platform Studio (XPS).

I. INTRODUCTION

The MICROBLAZE embedded soft core is a reduced instruction set computer (RISC) optimized for implementation in Xilinx Field programmable gate arrays (FPGAs). The MICROBLAZE has a versatile interconnect system to support a variety of embedded applications. MICROBLAZE'S primary I/O bus, the core connect PLB bus, is a traditional system-memory mapped transaction bus with master/slave capability. The MICROBLAZE processor is a 32-bit Harvard Reduced Instruction Set Computer (RISC architecture optimized for implementation in Xilinx FPGAs with separate 32-bit instruction and data buses running at full speed to execute programs and access data from both on-chip and external memory at the same time. The backbone of the architecture is a single-issue, 3-stage pipeline with 32 general-purpose registers (does not have any address registers like the Motorola 68000 Processor), an Arithmetic Logic Unit (ALU), a shift unit, and two levels of interrupt. This basic design can then be configured with more advanced features to tailor to the exact needs of the target embedded application such as: barrel shifter, divider, multiplier, single precision floating-point unit (FPU), instruction and data Caches, exception handling, debug logic, Fast Simplex Link (FSL) interfaces and others. This flexibility allows the user to balance the required performance of the target application against the logic area cost of the soft processor. Figure 1 shows a View of a MICROBLAZE system. The items in white are the backbone of the MICROBLAZE architecture while the items shaded gray are optional features available depending on the exact needs of the target embedded application. Because MICROBLAZE is a soft-core microprocessor, any

optional features not used will not be implemented and will not take up any of the FPGAs resources.





Fig1. MICROBLAZE processor architecture

The MICROBLAZE processor is useless by itself without some type of peripheral devices to connect to and EDK comes with a large number of commonly used peripherals. Here we are using PS2 and VGA peripherals to develop the application in EDK-XPS using MICROBLAZE processor in SPARTAN 3E starter board.

II. PS2 PRIPHERAL

The Spartan-3E FPGA Starter Kit board includes a PS/2 mouse/keyboard port and the standard 6-pin mini-DIN connector, labeled J14 on the board. Only pins 1 and 5 of the connector attach to the FPGA.



Both a PC mouse and keyboard use the two-wire PS/2 serial bus to communicate with a host device, the Spartan-3E FPGA in this case. The PS/2 bus includes both clock and data. Both a mouse and keyboard drive the bus with identical signal timings and both use 11-bit words that include a start, stop and odd parity bit. However, the data packets are organized differently for a mouse and keyboard. Furthermore, the keyboard interface allows bidirectional data transfers so the host device can illuminate state LEDs on the keyboard.

| PS/2 DIN Pin | Signal | FPGA Pin |
|--------------|-----------------|----------|
| 1 | DATA (PS2_DATA) | G13 |
| 2 | Reserved | G13 |
| 3 | GND | GND |
| 4 | +5V | _ |
| 5 | CLK (PS2_CLK) | G14 |
| 6 | Reserved | G13 |

Fig 3. PS2 connector pinout


The keyboard uses open-collector drivers so that either the keyboard or the host can drive the two-wire bus. If the host never sends data to the keyboard, then the host can use simple input pins. A PS/2-style keyboard uses scan codes to communicate key press data. Nearly all keyboards in use today are PS/2 style. Each key has a single, unique scan code that is sent whenever the corresponding key is pressed. If the key is pressed and held, the keyboard repeatedly sends the scan code every 100 ms or so. When a key is released, the keyboard sends an "F0" key-up code, followed by the scan code of the released key. The keyboard sends the same scan code, regardless if a key has different shift and non-shift characters and regardless whether the Shift key is pressed or not. The host determines which character is intended.

Some keys, called extended keys, send an "E0" ahead of the scan code and furthermore, they might send more than one scan code. When an extended key is released, an "E0 F0" key-up code is sent,

followed by the scan code. The keyboard sends commands or data to the host only when both the data and clock lines are High, the Idle state. Because the host is the bus master, the keyboard checks whether the host is sending data before driving the bus. The clock line can be used as a clear to send signal. If the host pulls the clock line Low, the keyboard must not send any data until the clock is released.

III. VGA PERIPHERAL

The Spartan 3E FPGA Starter Kit board includes a VGA display port via a DB15 connector. Connect this port directly to most PC monitors or flat-panel LCDs using a standard monitor cable. The below figure shows VGA connector.



The Spartan-3E FPGA directly drives the five VGA signals via resistors. Each color line has a series resistor, with one bit each for VGA_RED, VGA_GREEN, and VGA_BLUE.

The VGA_HSYNC and VGA_VSYNC signals using LVTTL or LVCMOS33 I/O standard drive levels. The VGA controller generates the horizontal sync (HS) and vertical sync (VS) timings signals and coordinates the delivery of video data on each pixel clock. The pixel clock defines the time available to display one pixel of information. The VS signal defines the refresh frequency of the display, or the frequency at which all information on the display is redrawn. The number of horizontal lines displayed at a given refresh frequency defines the horizontal retrace frequency.




Fig 5 . VGA connections from spartan 3e starter kit

Drive the VGA_RED, VGA_GREEN, and VGA_BLUE signals High or Low to generate the eight colors shown below

| VGA_RED | VGA_GREEN | VGA_BLUE | Resulting Color |
|---------|-----------|----------|-----------------|
| 0 | 0 | 0 | Black |
| 0 | 0 | 1 | Blue |
| 0 | 1 | 0 | Green |
| 0 | 1 | 1 | Cyan |
| 1 | 0 | 0 | Red |
| 1 | 0 | 1 | Magenta |
| 1 | 1 | 0 | Yellow |
| 1 | 1 | 1 | White |

Fig 6. 3 bit binary color codes

IV. IMPLEMENTATION AND EXPERIMENTAL RESULTS

A. PS2-VGA initialization using XPS

XPS-PS2 is the IP core that is provided by XILINX plat form studio after creating a sample project. Xps_ps2 is added by selecting IP catalog tab in project information tab in XPS. The selected IP core will appear in bus interface tab of system assembly view. The ps2 controller will be connected to mb_plb i.e. the processor local bus connection in order to perform communication with MICROBLAZE processor.

Vga_0 custom IP core created using create or import peripheral wizard in XPS. The "Create/Import Peripheral Wizard" in the Xilinx Embedded Development Kit (EDK) assists increasing a custom peripheral that is accessible from a MICROBLAZE processor.

| P Catalog | | | +08X | | | | Bus Interfaces | Ports / | ddresses | | | | Bus Interface Filters |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|--------------------------------------------------------|----------------------------------------------------------------|---|---------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|----------|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 8 | | | | | i i | I. | Dł. | Bus Name | | P Type | P Version | P Classification | By Connection |
| Projection Concentration Concentrat | 201a 101a 201a 201a 101a | P Type mi, jic mi, pol mi, pol mi, varitie | Status * MEELANED * MEELANED * MEELANED * MEELANED | | <u> </u> | | ne microbios () dinb imb, enti- inb, enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- enti- en | nb.pb nb.pb | | r microblace Imb_s00 | 7.20.a 100.a 100.a 210.b 210.b 210.b 100.a 100.a 100.a 100.a 100.a 100.a 100.a 100.a 100.a 100.a | P Custom Poccor MB Bu UNB Bu RBNH Bu Menory Cottoller Menory Cottoller Menory Cottoller Menory Cottoller Menory Cottoller Menory Debug Perpheal Perpheal Perpheal Perpheal | 2 Connected 2 Connected 2 Connected 2 Distribution 2 Dist |
| ib USER L 👷 vga | 100a | vga | ★ PREFERRED | | | 4 | | | | | | , | |
| Project Applications IP Catalo | | | | ٠ | System Assemb | i Ven | ٨ | Block Diagram | | Σ Deig | Summary | TestApp Menory | 5 |
| des 1 theread | | | | | | | | | | | | | |
| bnok make -f system.make 1 make: Nothing to be di | | | | | | | | | | | | | |



B. Making PS2-VGA ports externals

After the initialization of PS2-VGA IP cores the respective ports must be made external. After making

www.ijera.com

the external the ports of the peripherals connected to the MICROBLAZE processer local bus.

| | | | | aus interfaces Po | ris Addresses | | | off Add External Part | |
|----------------------------|------------|---------------|-------------|-------------------|----------------------|-----------|---------|-----------------------|-----------------|
| | | | | Nome | Net | Direction | Range | Class * | E By Connection |
| ion | IP Version | P Type | Status | 3. 1110 | | | 10.0 | | Defaults |
| EK Instal C/Xiind11\ | | | | 🕀 ihtb | | | | | Connected |
| valos | | | | 8 mb_dh B | | | | 1 | - V Unconnecte |
| lus and Bridge | | | | dine_crtir | | | | | B By Class |
| lock Reset and Internet | | | | - iinb_crtir | | | | | - V Clocks |
| Communication High-Speed | | | | ind_brom | | | | | V Resets |
| Communication Low-Speed | | | | 8 mdm_0 | | | | | 🛛 🚺 İnterupts |
| | 201.4 | 105_IC | + PREFERRED | € vga_0 | | | | | V Others |
| | 101a | 105,052 | PREFERRED | HS_t | vga 0_HS_t | • 0 | | | ⊟ By Direction |
| | 201.8 | 105,50 | PREFERRED | - 15_1 | vga,0_VS_t | .0 | | | 🛛 🕅 Inputs |
| VPSUART DESSI-s. | | 105 Uart16550 | A PREFERRED | RED_t | vga (I, RED_t | .0 | | | U Outputs |
| | 101.4 | ips uatlite | PREFERRED | GREEN_t | vga 0_GREEN t | .0 | | | - 🗸 inOuts |
| MA and Timer | | 44,000 | ATTECTE | BLUET | vga_0_BLUE_t | . 0 | | 6 | |
| lebus | | | | 3 Buttons 48ir | | | | | |
| Seneral Purpose ID | | | | E 105,0520 | | | | | |
| O Modules | | | | P2INTC.lpt.1 | No Connection | .0 | | NTERNAT | |
| nterprocessor Communic. | | | | PS2,1,DATA,I | No Connection | • 1 | | | |
| Aemory and Memory Con | | | | PS21_DATA_O | No Connection | .0 | | | |
| la la nano y com | | | | PS21_DATA_T | No Connection | .0 | | | |
| eripheral Controller | | | | - PS2,1,CU() | No Connection | •1 | | | |
| Incestor | | | | - PS2_1_CLK_0 | No Connection | . 0 | | | |
| hity | | | | - PS21,CU(T | No Connection | .0 | | | |
| ect Local poores Cil Uses. | | | | PS2_1_DATA | sps_ps2.0_PS2.1_DATA | • 10 | | | |
| JSER. | | | | -P210X | aps_ps2.0_PS2.1_CUK | • 10 | | | |
| | 100.4 | 108 | + PREFERRED | 8 R5232, DCE | | | | | |
| N J. | 1.000 | - Tr | August | ∃ RS232_DTE | | | | | |
| | | | | () | E. | | | 1 | e 11 |
| Applicators IF Catalog | | | | Sisten Assenbly | Vew 👌 Box Dagan | E Desp | Sunnary | Testilizo Nenory.c | |
| 1.11.11.11.1 | | | | | | | | | |
| | | | | | | | | | |
| bry Initialization | completed | successfully. | | | | | | | |

Fig8 . PS2-VGA ports are made external

C. Adress generation

After making the ports externals of these two peripherals the adress will generate at adress tab in system assemly view. It gives the base adress and high adress for the both PS2 and VGA peripherals.

| 👌 Xiinx Platform Studio - CHUs | | | -/ / | | | | | | | | | . |
|------------------------------------------------------------|------------|--------------------|-------------|----------------|------------|-------|---------------|--------------|----------------|------------------|-------------------|------------------|
| File Edit View Project | | | | | | | | | | - | | |
| | 10 11 0 | 9 X 🖲 N N | 🛯 🖉 🖓 🖗 | 2 🛛 🔶 🕅 | 8 | 2 19 | | | 333 | 28 E E 18 | | |
| IP Catalog | | | ⇔⊡ # X | aus interfaces | Ports | Attes | 95 | | | | | 🔃 Generate Addre |
| 8 | | | | Instance | Base Na | me | Base Address | High Address | Sce | Bus Interface(s) | As Place | P Version |
| Description | P Version | PType | Status | A microblaze | | | 0000 1000 000 | - Igi Pastas | ~ | en menerezej | see a life | 2 10001 |
| EDK Instal - C/Ximu11. | N | | | dinb c. | | 2008 | 0x0000000 | (NONOTEF | 33 | - 3.46 | d., 🖞 Inbjarnji | 210 h |
| 🕀 Analog | | | | - inb crt | | | 0x0000000 | (w)NO7FFF | 23 | • S.MB | il. 🛉 Inbjærji | |
| Bus and Bridge | | | | Butters | | | 08140000 | 0x8140FFFF | 643 | - 96 | m., 👷 105 golo | |
| E Clock Reset and Internot | | | | - RS252 D. | | | 02400000 | Dx8400FFFF | 64K | . 98 | m. y us varite | |
| Communication High-So | | | | - RS252 D. | | | 0/94/2000 | 0x8402FFFF | 640 | - 98 | m., y upsjuarfite | |
| Communication Low-Spe | | | | ndn 0 | | | 0.84400000 | Di8440FFFF | 64K | • 908 | m., train | 100e |
| - 👉 JPSIC Interface | | NDS IIC | + PREFERRED | - xps ps2 (| | | 0.8540000 | DISSAUFFEF | 64K | • 9B | m., 🖞 105 ps2 | 1012 |
| VPS PS2 Interface | | 140_0C 1005.052 | PREFERRED | | C BASE | | 0/000000 | DICCOUFFFF | 64K | • 948 • 948 | m., 🖞 vga | 1.00.a |
| 1PS SPI Interface | | 105 SD | PREFERRED | | Uprob | 664 | CALLOUSSIV | URULOUTTT | DHA. | ■ 3/15 | ur: X ið | 1.00.0 |
| - + XPS UART 05550 | | xps_uart16550 | PREFERRED | | | | | | | | | |
| - 🛨 XPSUART (Lite) | 1/La | ips underson | PREFERRED | | | | | | | | | |
| DWA and Timer | 1114 | aps_uerine | X HOLOND | | | | | | | | | |
| E Debug | | | | | | | | | | | | |
| General Purpose 10 | | | | | | | | | | | | |
| General Purpose IU IO Modules | | | | | | | | | | | | |
| Interprocessor Community | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| Memory and Memory Co R PCI | n | | | | | | | | | | | |
| | | | | | | | | | | | | |
| Peripheral Controller | | | | | | | | | | | | |
| Processor | | | | | | | | | | | | |
| 🖶 Utility | | | | | | | | | | | | |
| Project Local pcores CIUse | S | | | | | | | | | | | |
| ⊖- USER | | | | | | | | | | | | |
| - 🗙 vga | 100a | vga | ¥ PREFERRED | | | | | | | | | |
| | 1 | | • | | | | | | | | | |
| Project Applications IP Cat | abg | | | 👌 System Ass | erbly View | ÷ | Block Diagra | nΣ | Design Surmary | E Testa | p Venory.c | |
| rsie | | | | | ****** | | | | | | | +0 |
| Nemory Initializatio | n anniatai | anapasefelle | | | _ | _ | | | | | | |
| SCHOLY INFOIDINGSIN | n ompresen | succession, | | | | | | | | | | |
| Done! | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | |
| Corsole Warnings Errors | | | | | | | | | | | | |

Fig9. Adress generated for PS2-VGA peripherals

After the adress genaration MHS (Microprocessor hardware specification) and MPD(Microprocessor peripheral descripton) must be edit depends upon peripheral device configuration. The UCF(user constraint file) must be given at the system.ucf in project information tab.

After initialization of these two peripherals, PS/2 keyboard scan code receiving and processing

program, the other one is VGA displaying program. The applications will run on XPS using Xilinx-"c".

V. CONCLUSION

The Xilinx platform studio under MICROBLAZE processor is used to design embedded processor to develop applications with peripheral devices using fpga. Some files are written depends upon the peripheral configuration and specifications those are MHS,MPD,MSS and UCF to develop the interface between peripherals and intilization. We can run any of the application which is working through PS2-VGA peripherals.

REFERENCES

- [1]. "EDK Concepts, Tools, and Techniques" by Xilinx Corporation.
- [2]. "*EDK MICROBLAZE Tutorial*" by Xilinx Corporation.
- [3]. Spartan-3E FPGA Starter Kit Board User Guidehttp://www.xilinx.com/support/docum entation/boards_and_kits/ug230.pdf
- [4]. *"Create or Import Peripheral wizard on EDK"* by Xilinx Corporation.
- [5]. Wikipedia http://en.wikipedia.org/wiki/Fpga
- [6]. www.computerengineering.org/ps2keyboard /scancodes2.html